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The coeﬃcient values and number representations of digital FIR filters have significant impacts on the complexity of their
VLSI realizations and thus on the system cost and performance. So, making a good tradeoﬀ between implementation costs
and quantization errors is essential for designing optimal FIR filters. This paper presents our complexity-aware quantization
framework of FIR filters, which allows the explicit tradeoﬀs between the hardware complexity and quantization error to facilitate
FIR filter design exploration. A new common subexpression sharing method and systematic bit-serialization are also proposed for
lightweight VLSI implementations. In our experiments, the proposed framework saves 49% ∼ 51% additions of the filters with
2’s complement coeﬃcients and 10% ∼ 20% of those with conventional signed-digit representations for comparable quantization
errors. Moreover, the bit-serialization can reduce 33% ∼ 35% silicon area for less timing-critical applications.
1. Introduction
Finite-impulse response (FIR) [1] filters are important
building blocks of multimedia signal processing and wire-
less communications for their advantages of linear phase
and stability. These applications usually have tight area
and power constraints due to battery-life-time and cost
(especially for high-volume products). Hence, multiplier-
less FIR implementations are desirable because the bulky
multipliers are replaced with shifters and adders. Various
techniques have been proposed for reducing the number
of additions (thus the complexity) through exploiting the
computation redundancy in filters. Voronenko and Püschel
[2] have classified these techniques into four types: digit-
based encoding (such as canonic-signed-digit, CSD [3]),
common subexpression elimination (CSE) [4–10], graph-
based approaches [2, 11–13], and hybrid algorithms [14, 15].
Besides, the diﬀerential coeﬃcient method [16–18] is also
widely used for reducing the additions in FIR filters. These
techniques are eﬀective for reducing FIR filters’ complexities
but they can only be applied after the coeﬃcients have been
quantized. In fact, the required number of additions strongly
depends on the discrete coeﬃcient values, and therefore
coeﬃcient quantization should take the filter complexity into
consideration.
In the literature, many works [19–29] have been pro-
posed to obtain the discrete coeﬃcient values such that
the incurred additions are minimized. These works can be
classified into two categories. The first one [19–23] is to
directly synthesize the discrete coeﬃcients by formulating
the coeﬃcient design as a mixed integer linear program-
ming (MILP) problem and often adopts the branch and
bound technique to find the optimal discrete values. The
works in [19–23] obtain very good result; however, they
require impractically long times for optimizing high-order
filters with wide wordlengths. Therefore, some researchers
suggested to first design the optimum real-valued coeﬃcients
and then quantize them with the consideration of filter com-
plexity [24–29]. We call these approaches the quantization-
based methods. The results in [24–29] show that great
amount of additions can be saved by exploiting the scaling
factor exploration and local search in the neighbor of the
real-valued coeﬃcients.
The aforementioned quantization methods [24–29] are
eﬀective for minimizing the complexity of the quantized
coeﬃcients, but most of them cannot explicitly control
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the number of additions. If designers want to improve
the quantization error with the price of exactly one more
addition, most of the above methods cannot eﬃciently
make such a tradeoﬀ. Some methods (e.g., [19, 21, 22])
can control the number of nonzero digits in each coeﬃ-
cient, but not the total number of nonzero digits in all
coeﬃcients. Li’s approach [28] oﬀers the explicit control
over the total number of nonzero digits in all coeﬃcients.
However, his approach does not consider the eﬀect of CSE
and could only roughly estimate the addition count of the
quantized coeﬃcients, which thus might be suboptimal.
These facts motivate the authors to develop a complexity-
aware quantization framework in which CSE is considered
and the number of additions can be eﬃciently traded
for quantization errors. In the proposed framework, we
adopt the successive coeﬃcient approximation [28] and
extend it by integrating CSE into the quantization process.
Hence, our approach can achieve better filter quality with
fewer additions, and more importantly, it can explicitly
control the number of additions. This feature provides
eﬃcient tradeoﬀs between the filter’s quality and complexity
and can reduce the design iterations between coeﬃcient
optimization and computation sharing exploration. Though
the quantization methods in [27, 29] also consider the eﬀect
of CSE; however, their common subexpressions are limited
to 101 and 101 only. The proposed quantization frame-
work has no such limitation and is more comprehensible
because of its simple structure. Besides, we also present
an improved common subexpression sharing to save more
additions and a systematic VLSI design for low-complexity
FIR filters.
The rest of this paper is organized as follows. Sec-
tion 2 briefly reviews some existing techniques that are
adopted in our framework. Section 3 describes the proposed
complexity-aware quantization as well as the improved com-
mon subexpression sharing. The lightweight VLSI imple-
mentation of FIR filters is presented in Section 4. Section 5
shows the simulation and experimental results. Section 6
concludes this work.
2. Preliminary
This section presents some background knowledge of the
techniques that are exploited in the proposed complexity-
aware quantization framework. These techniques include
the successive coeﬃcient approximation [28] and CSE
optimizations [30].
2.1. Successive Coeﬃcient Approximation. Coeﬃcient quan-
tization strongly aﬀects the quality and complexity of FIR
filters, especially for the multiplierless implementation. Con-
sider a 4-tap FIR filter with the coeﬃcients: h0 = 0.0111011,
h1 = 0.0101110, h2 = 1.0110011, and h3 = 0.0100110,
which are four fractional numbers represented in the 8-bit
2’s complement format. The filter output is computed as the
inner product
yn = h0 · xn + h1 · xn−1 + h2 · xn−2 + h3 · xn−3. (1)
Additions and shifts can be substituted for the multiplica-
tions as
yn = xn»2 + xn»3 + xn»4 + xn»6 + xn»7
+ xn−1»2 + xn−1»4 + xn−1»5 + xn−1»6
− xn−2 + xn−2»2 + xn−2»3 + xn−2»6 + xn−2»7
+ xn−3»2 + xn−3»5 + xn−3»6,
(2)
where “»” denotes the arithmetic right shift with sign
extension (i.e., equivalent to a division operation). Each
filter output needs 16 additions (including subtractions) and
16 shifts. Obviously, the nonzero terms in the quantized
coeﬃcients determine the number of additions and thus the
filter’s complexity.
Quantizing the coeﬃcients straightforwardly does not
consider the hardware complexity and cannot make a good
tradeoﬀ between quantization errors and filter complexities.
Li et al. [28] proposed an eﬀective alternative, which
successively approximates the ideal coeﬃcients (i.e., the real-
valued ones) by allocating nonzero terms one by one to
the quantized coeﬃcients. Figure 1(a) shows Li’s approach.
The ideal coeﬃcients (IC) are first normalized so that the
maximum magnitude is one. An optimal scaling factor (SF)
is then searched within a tolerable gain range (the searching
range from 0.5 to 1 is adopted in [28]) to collectively settle
the coeﬃcients into the quantization space. For each SF, the
quantized coeﬃcients are initialized to zeros, and a signed-
power-of-two (SPT) [28] term is allocated to the quantized
coeﬃcient that diﬀers most from the correspondent scaled
and normalized ideal coeﬃcient (NIC) until a predefined
budget of nonzero terms is exhausted. Finally, the best result
with the optimal SF is chosen. Figure 1(b) is an illustrating
example of successive approximation when SF = 0.5. The
approximation terminates whenever the diﬀerences between
all ideal and quantized coeﬃcient pairs are less than the
precision (i.e., 2−w , w denotes the wordlength), because the
quantization result cannot be improved anymore.
Note that the approximation strategy can strongly aﬀect
the quantization quality. We will show in Section 5 that
approximation with SPT coeﬃcients significantly reduces the
complexity then approximation with 2’s complement coeﬃ-
cients. Besides, we will also show that the SPT coeﬃcients
have comparable performance to the theoretically optimum
CSD coding. Hereafter, we use the approximation with SPT
terms, unless otherwise specified.
2.2. Common Subexpression Elimination (CSE). Common
subexpression elimination can significantly reduce the com-
plexity of FIR filters by removing the redundancy among
the constant multiplications. The common subexpressions
can be eliminated in several ways, that is, across coeﬃcients
(CSAC) [30], within coeﬃcients (CSWC) [30], and across
iterations (CSAI) [31]. The following example illustrates the
elimination of CSAC. Consider the FIR filter example in
(2). The h0 and h2 multiplications, that is, the first and
the third rows in (2), have four terms with identical shifts.
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1: Normalize IC so that the maximum coeﬃcient magnitude is 1
2: SF = lower bound
3: WHILE (SF < upper bound)
4: { Scale the normalized IC with SF
5: WHILE (budget >0 & the largest diﬀerence between QC & IC >2−w)
6: Allocate an SPT term to the QC that diﬀers most from the scaled NIC
7: Evaluate the QC result
8: SF= SF + 2−w}
9: Choose the best QC result
(a)
IC = [0.26  0.087 0.011]0.131
Normalized IC (NIC) = [1 0.5038 0.3346 0.0423], NF = max(IC) = 0.26
When SF = 0.5
Scaled NIC = [0.5 0.2519 0.1673 0.0212]
QC 0 = [0 0 0 0]
QC 1 = [0.5 0 0 0]
QC 2 = [0.5 0.25 0 0]
QC 3 = [0.5 0.25 0.125 0]
QC 4 = [0.5 0.25 0.15625 0]
QC 5 = [0.5 0.25 0.15625 0.015625]
(b)
Figure 1: Quantization by successive approximation (a) algorithm (b) example.
0 0 1 1 0 1 1
0 0 1 0 1 1 0
0 0 1 0 1 1 0
0 0 0 0 1 0 0 0
0 0 1 0 1 1 1 0
0 0 1 0 0 1 1 0
0 0 1 1 0 0 1 1














b3 b7 b6 b5 b4 b2 b1 b0b3
0 0 1 1 −1 0 0 0 0 0 0 0
Figure 2: CSAC extraction and elimination.
Restructuring (2) by first adding xn and xn−2 eliminates the
redundant CSAC as
yn = (xn + xn−2)»2 + (xn + xn−2)»3 + (xn + xn−2)»6
+ (xn + xn−2)»7 + xn»4− xn−2
+ xn−1»2 + xn−1»4 + xn−1»5 + xn−1»6
+ xn−3 »2 + xn−3»5 + xn−3 »6,
(3)
where the additions and shifts for an output are reduced to 13
and 12, respectively. The extraction and elimination of CSAC
can be more concisely manipulated in the tabular form as
depicted in Figure 2.
On the other hand, bit-pairs with identical bit displace-
ment within a coeﬃcient or a CSAC term are recognized
as CSWC, which can also be eliminated for computation
reduction. For example, the subexpression in (3) can be
simplified as (x02+x02»1)»2+(x02+x02»1)»6, where x02 stands
for xn + xn−2, to further reduce one addition and one shift.
The CSE quality of CSAC and CSWC strongly depends on
the elimination order. A steepest-descent heuristic is applied
in [30] to reduce the search space, where the candidates
with more addition reduction are removed first. One-level
look-ahead is applied to further distinguish the candidates of
the same weight. CSWC elimination is performed in a similar
way afterwards because it incurs shift operations and results
in intermediate variables with higher precision. Figure 3
shows the CSE algorithm for CSAC and CSWC [30].
It should be noted that an input datum xn is reused for L
iterations in an L-tap direct-form FIR filter, which introduces
another subexpression sharing [31]. For example, xn+xn−1 +
xn−2+xn−3 can be restructured as (xn+xn−1)+z−2·(xn+xn−1)
to reduce one addition, which is referred to as the CSAI
elimination. However, implementing z−2 is costly because
the area of a w-bit register is comparable to a w-bit adder.
Therefore, we do not consider CSAI in this paper.
Traditionally, CSE optimization and coeﬃcient quantiza-
tion are two separate steps. For example, we can first quantize
the coeﬃcients via the successive coeﬃcient approximation
and then apply CSE on the quantized coeﬃcients. However,
as stated in [21], such two-stage approach has an apparent
drawback. That is, the successive coeﬃcient approximation
method may find a discrete coeﬃcient set that is optimal
in terms of the number of SPT terms, but it is not
optimal in terms of the number of additions after CSE
is applied. Moreover, designers cannot explicitly control
the number of additions of the quantized filters during
quantization. Combining CSE with quantization process can
help designers find the truly low-complexity FIR filters but
is not a trivial task. In the next section, we will present a
complexity-aware quantization framework which seamlessly
integrates the successive approximation and CSE together.
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Eliminate zero coeﬃcients
Merge coeﬃcients with the same value (e.g. linear-phase FIR)
Construct a coeﬃcient matrix of size N×W // N: # of coeﬃcients for CSE, W: word-length
WHILE (highest weight > 1) // CSAC elimination
{ Find the coeﬃcient pair with the highest weight
Update the coeﬃcient matrix }
FOR each row in the coeﬃcient matrix // CSWC elimination
{Find bit-pairs with identical bit displacement
Extract the distances between those bit-pairs
Update the coeﬃcient matrix and record the shift information }
Output the coeﬃcient matrix

Figure 3: CSE algorithm for CSAC and CSWC [30].
3. Proposed Complexity-Aware
Quantization Framework
In the proposed complexity-aware quantization framework,
we try to quantize the real-valued coeﬃcients such that
the quantization error is minimized under a predefined
addition budget (i.e., the allowable number of additions).
The proposed framework adopts the aforementioned suc-
cessive coeﬃcient approximation technique [28], which,
however, does not consider CSE during quantization. So,
we propose a new complexity-aware allocation of nonzero
terms (i.e., the SPT terms) such that the eﬀect of CSE is
considered and the number of additions can be accurately
controlled. On the other hand, we also describe an improved
common subexpression sharing to minimize the incurred
additions for the sparse coeﬃcient matrix with signed-digit
representations.
3.1. Complexity-Aware FIR Quantization. Figure 4(a) shows
the proposed coeﬃcient quantization framework, which
is based on the successive approximation algorithm in
Figure 1(a). However, the proposed framework does not
simply allocate nonzero terms to the quantized coeﬃcients
until the addition budget is exhausted. Instead, we replace
the fifth and sixth lines in Figure 1(a) with the proposed
complexity-aware allocation of nonzero terms, which is
depicted in Figure 4(b).
The proposed complexity-aware allocation distributes
the nonzero terms into the coeﬃcient set with an exact
addition budget (which represents the true number of
additions), instead of the rough estimate by the number of
nonzero terms. This algorithm maximizes the utilization of
the predefined addition budget by trying to minimize the
incurred additions in each iteration. Every time the allocated
terms amount to the remnant budget, CSE is performed
to introduce new budgets. The allocation repeats until
no budget is available. Then, the zero-overhead terms are
inserted by pattern-matching. Figure 5 shows an example of
zero-overhead term insertion, in which the allocated nonzero
term enlarges a common subexpression so no addition
overhead occurs. In this step, the most significant term may
be skipped if it introduces addition overheads. Moreover,
allocating zero-overhead terms sometimes decreases the
required additions, just as illustrated in Figure 5. Therefore,
a queue is needed to insert more significant but skipped
terms (i.e., with addition overheads) whenever a new budget
is available as the example shown in Figure 5. The already-
allocated but less significant zero-overhead terms, which
emulate the skipped nonzero term, are completely removed
when inserting the more significant but skipped nonzero
term.
Actually, the situation that the required additions
decrease after inserting a nonzero term into the coeﬃcients
occurs more frequently due to the steepest-descent CSE
heuristic. For example, if the optimum CSE does not start
with the highest-weight pair, the heuristic cannot find the
best result. Allocating an additional term might increase the
weight of a coeﬃcient pair and possibly alters the CSE order,
which may lead to a better CSE result. Figure 6 shows such an
example where the additions decrease after the insertion of
an additional term. The left three matrices are the coeﬃcients
before CSE with the marked CSAC terms to be eliminated.
The right coeﬃcient matrix in Figure 6(a) is the result
after CSAC elimination with the steepest-descent heuristic,
where the CSWC terms to be eliminated are highlighted.
This matrix requires 19 additions. Figure 6(b) shows the
refined coeﬃcient matrix with a new term allocated to the
least significant bit (LSB) of h1, which reorders the CSE.
The coeﬃcient set now needs only 17 additions. In other
words, a new budget of two additions is introduced after the
allocation. Applying the better CSE order in Figure 6(b) for
Figure 6(a), we can find a better result before the insertion
as depicted in Figure 6(c), which also requires 17 additions.
For this reason, the proposed complexity-aware allocation
performs an additional CSE after the zero-overhead nonzero
term insertion to check whether there exists a better CSE
order. If a new budget is available and the skip queue
is empty, the iterative allocation resumes. Otherwise, the
previous CSE order is used instead.
Note that the steepest-descent CSE heuristic can have
a worse result after the insertion, and the remnant budget
may accidentally be negative (i.e., the number of additions
exceeds the predefined budget). We save this situation
by canceling the latest allocation and using the previous
CSE order as the right-hand-side in Figure 4(b). With the
previous CSE order, the addition overhead is estimated
with pattern matching to use up the remnant budget. It is
similar to the zero-overhead insertion except that no queue
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1: Normalize IC so that the maximum coeﬃcient magnitude is 1
2: SF = lower bound
3: WHILE (SF < upper bound)
4: { Scale the normalized IC with SF
5: Perform the complexity-aware nonzero term allocation
6: Evaluate the QC result
7: SF= Min [SF × (|QD| + |coef|)/|coef|] }}































Use the previous order
(b)













































Figure 5: Insertion that reduces additions with pattern matching.
is implemented here. Note that the approximation stops,
of course, whenever the maximum diﬀerence between each
quantized and ideal coeﬃcient pair is less than 2−w (w stands
for the wordlength), because the quantization result cannot
improve anymore.
We also modify the scaling factor exploration in our pro-
posed complexity-aware quantization framework. Instead of
the fixed 2−w stepping (which is used in the algorithm of
Figure 1(a)) from the lower bound, the next scaling factor
(SF) is calculated as
next SF = min
(
current SF× |QD| + |coef||coef|
)
, (4)
where |coef| denotes the magnitude of a coeﬃcient and
|QD| denotes the distance to its next quantization level as
the SF increases. Note that |QD| depends on the chosen
approximation scheme (e.g., rounding to the nearest value,
toward 0, or toward −∞, etc). To be brief, the next SF is
the minimum value to scale the magnitude of an arbitrary
coeﬃcient to its next quantization level. Hence, the new
SF exploration avoids the possibility of stepping through
multiple candidates with identical quantization results or
missing any candidate that has new quantization result.
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Figure 6: Addition reduction after nonzero term insertion due to the CSE heuristic.
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b7 b6 b5 b4 b2 b1 b0b3
b7 b6 b5 b4 b2 b1 b0b3
b7 b6 b5 b4 b2 b1 b0b3
(a)
(b)
x2 − x3  1
Figure 7: (a) CSAC for signed-digit coeﬃcients. (b) the proposed
shifted CSAC (SCSAC).
0 0 0 0 1 0 0 0
0 0 1 0 1 1 1 0
0 0 0 0 0 0 0
0 0 1 0 0 1 1 0
0 0 0 0 0 0 0 0
0 0 1 0 0 0 1 0
0 0 0 0 1 0 0 0
0 0 1 0 1 1 1 0
0 0 0 0 0 0 0
0 0 1 0 0 1 1 0












b7 b6 b5 b4 b2 b1 b0b3
b7 b6 b5 b4 b2 b1 b0b3
x02 + x02  1
Figure 8: SCSAC notation of the CSWC of the example in Figure 2.
The scaling factor is searched within a ±3 dB gain range
(i.e., 0.7∼1.4 for a complete octave) to collectively settle the
coeﬃcients into the quantization space.
3.2. Proposed Shifted CSAC (SCSAC). Because few coeﬃ-
cients have more than three nonzero terms after signed-
digit encoding and optimal scaling, we propose the SCSAC
elimination for the sparse coeﬃcient matrices to remove
the common subexpressions across shifted coeﬃcients.
Figure 7(a) shows an example of CSAC and Figure 7(b)
shows the SCSAC elimination. The SCSAC terms are notated
left-aligned with the other coeﬃcient(s) right-shifted (e.g.,
x2 − x3 »1). The shift amount is constrained to reduce the
search space and more importantly—to limit the increased
wordlengths of the intermediate variables. A row pair with
SCSAC terms is searched only if the overall displacement is
within the shift limit. Our simulation results suggest that
±2-bit shifts within a total 5-bit span are enough for most
cases. Note that both CSAC and CSWC can be regarded
as special cases of the proposed SCSAC. That is, CSAC
is SCSAC with zero shifts, while CSWC can be extracted
by self SCSAC matching with exclusive 2-digit patterns as
shown in Figure 8. The SCASC elimination not only reduces
more additions, but also results in more regular hardware
structures, which will be described in Section 5. Hereafter,
we apply the 5-bit span (±2-bit shifts) SCASC elimination
only, instead of individually eliminating CSAC and CSWC.
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Figure 9: (a) The coeﬃcient matrix of the filter example described in Figure 7, (b) the generator for subexpressions, and (c) the symmetric
binary tree for remnant nonzero terms.
4. Lightweight VLSI Implementation
This section presents a systematic method of implement-
ing area-eﬃcient FIR filters from results of the proposed
complexity-aware quantization. The first step is generating
an adder tree that carries out the summation of nonzero
terms in the coeﬃcient matrix. Afterwards, a systematic
algorithm is proposed to minimize the data wordlength.
Finally, an optional bit-serialization flow is described to
further reduce the area complexity if the throughput and
latency constraints are no severe. The following will describe
the details of the proposed method.
4.1. Adder Tree Construction. Figure 9(a) is the optimized
coeﬃcient matrix of the filter example illustrated in Figure 7,
where all SCSAC terms are eliminated. A binary adder
tree for the common subexpressions is first generated as
Figure 9(b). This binary tree also carries out the datamerging
for identical constant multiplications (e.g., the symmetric
coeﬃcients for linear-phase FIR filters). A symmetric binary
adder tree of depth log2N is then generated for the N
nonzero terms in the coeﬃcient matrix to minimize the
latency. This step translates the “tree construction” problem
into a simpler “port mapping” one. Nonzero terms with
similar shifts are assigned to neighboring leaves to reduce the
wordlengths of the intermediate variables. Figure 9(c) shows
the summation tree of the illustrating example.
Both adders and subtractors are available to implement
the inner product, where the subtractors are actually adders
with one input inverted and the carry-in “1” at the LSB (least
significant bit). For both inputs with negative weights, such
as the topmost adder in Figure 9(c), the identity (−x) +
(−y) = −(x + y) is applied to instantiate an adder instead
of a subtractor. Graphically, this transformation corresponds
to pushing the negative weights toward the tree root.
Similarly, the shifts can be pushed towards the tree root
by moving them from an adder’s inputs to its output using
the identity (x  k) + (y  k) = (x + y)  k. The
transformation reduces the wordlength of the intermediate
variables. The shorter variables either map to smaller adders
or improve the roundoﬀ error significantly in the fixed-
wordlength implementations. But prescaling, on the other
hand, is sometimes needed to prevent overflow, which is
implemented as the shifts at the adder inputs. In this paper,
we propose a systematic way to move the shifts as many as
possible toward the root to minimize the wordlength, while
still preventing overflow. First, we associate each edge with
a “peak estimation vector (PEV)” [M N], where M is the
maximum magnitude that may occur on that edge and N
denotes the radix point of the fixed-point representation.
The input data are assumed fractional numbers in the
range [−1 1), and thus the maximum allowable M without
overflow is one. The radix point N is set as the shift amount
of the corresponding nonzero term in the coeﬃcient matrix.
The PEV of an output edge can be calculated by following the
three rules:
(1) “M divided by 2” can be carried out with “N
minus 1”, and vice versa,
(2) the radix points should be identical before summa-
tion or subtraction,
(3) M cannot be larger than 1, which may cause overflow.






























































































Figure 10: (a) Maximum value estimation while moving the negative weights toward the root using the identity (−x) + (−y) = −(x + y),
and (b) the final adder tree.
For example, the output PEV of the topmost adder (a0) is
calculated as
Step (1) normalize x3 to equalize the radix point, and
the input PEV becomes [0.5 0],
Step (2) sum the input M together, and the output
PEV now equals [1.5 0],
Step (3) normalize a0 to prevent overflow, and the
output PEV is [0.75 −1].
Finally, the shift amount on each edge of the adder tree is
simply the diﬀerence of its radix point N from that of its
output edge. Figure 10 shows all PEV values and the final
synchronous dataflow graph (SDFG) [3] of the previous
example. Note that the proposed method has similar eﬀect
to the PFP (pseudo-floating-point) technique described in
[32]. However, PFP only pushes the single largest shift to the
end of the tree whereas the proposed algorithm pushes all the
shifts in the tree wherever possible toward the end.
For full-precision implementations, the wordlength of
the input variables (i.e., the input wordlength plus the
shift amount) determines the adder size. Assume all the
input data are 16 bits. The a0 adder (the top-most one in
Figure 10(b)), which subtracts the 18-bit sign-extended x3
from the 17-bit sign-extended x2, requires 18 bits. Finally,
if the output PEV of the root adder has a negative radix
point (N), additional left shifts are required to convert the
output back to a fractional number. Because the proposed
PEV algorithm prescales all intermediate values properly,
overflow is impossible inside the adder tree and can be
suitably handled at the output. In our implementations,











x7 x6 x5 x4 x3 x2 x1 x0















Figure 11: Addition with a shifted input: (a) word-level notation,
(b) bit-serial architecture (c) equivalent model.
After instantiating adders with proper sizes and the
saturation logic, translating the optimized SDFG into
the synthesizable RTL (register transfer level) code is a
straightforward task of one-by-one mapping. If the system
throughput requirement is moderate, bit-serialization is an
attractive method for further reducing the area complexity
and will be described in the following.
4.2. Bit-Serialization. Bit-serial arithmetic [33–37] can fur-
ther reduce the silicon area of the filter designs. Figure 11
illustrates the bit-serial addition, which adds one negated
input with the other input shifted by 3 bits. The arithmetic
right shift (i.e., with sign extension) by 3 is equivalent to
the division of 23. The bit-serial adder has a 3-cycle input-
to-output latency that must be considered to synthesize a
functionally correct bit-serial architecture. Besides, the bit-
serial architecture with wordlength w takes w cycles to
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Figure 12: (a) Bit-serial FIR filter architecture (b) Serialized adder tree of the filter example in Figure 10(b).
compute each sample. Therefore, the described bit-serial
implementation is only suitable for those non-timing-critical
applications. If the timing specification is severe, the word-
level implementation (such as the example in Figure 10) is
suggested.
Figure 12(a) is the block diagram of a bit-serial direct-
form FIR filter with L taps. It consists of a parallel to serial
converter (P/S), a bit-serialized adder tree for inner product
with constant coeﬃcients, and a serial to parallel converter
(S/P) with saturation logic. We apply a straightforward
approach to serialize the word-level adder tree (such as the
example in Figure 10) into a bit-serial one. Ourmethod treats
the word-level adder tree as a synchronous data flow graph
(SDFG [3]) and applies two architecture transformation
techniques, retiming [38, 39] and hardware slowdown [3],
for bit-serialization. The following four steps detail the bit-
serialization process.
(1) Hardware Down [3]. The first step is to slow down the
SDFG by w (w denotes the wordlength) times. This step
replaces each delay element by w cascaded flip-flops and
lets each adder take w cycles to complete its computation.
Therefore, we can substitute those word-level adders with the
bit-serial adders shown in Figure 11(b).
(2)Retiming [38, 39] for Internal Delay. Because the latencies
of the bit-serial adders are modeled as internal delays, we
need to make each adder has enough delay elements in
its output. Therefore, we perform the ILP-based (integer
linear programming) retiming [38], in which the require-
ment of internal delays is model as ILP constraints. After
retiming the SDFG, we can merge the delays into each
adder node to obtain the abstract model of bit-serial
adders.
(3) Critical Path Optimization. Since the delay elements
in a bit-serial adder are physically located at diﬀerent
locations from the output registers that are shown in the
abstract model. Therefore, additional retiming for critical
path minimization may be required. In this step we use the
systematic method described in [3] to retime the SDFG for a
predefined adder-depth or critical-path constraints.
(4) Control Signal Synthesis. After retiming for the bit-
serialization, we synthesize the control signals for the bit-
serial adders. Each bit-serial adder needs control signals to
start by switching the carry-in (to “0” or “1” at LSB, for add
and subtract, resp.) and to sign-extend the scaled operands.
This is done by graph traversal with the depth-first-search
(DFS) algorithm [40] to calculate the total latency from the
input node to each adder. Because the operations are w-
cyclic (w denotes the wordlength), the accumulated latency
along the two input paths of an adder will surely be identical
with modulo w. Note that special care must be taken to
reset the flip-flops on the inverted edges of the subtractor
input to have zero reset response. Figure 12(b) illustrates
the final bit-serial architecture of the FIR filter example in
Figure 10(b).
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Table 1: Comparison of ±2-bit SCSAC and the MCM-based RAG-n [11].
TAP
12 16 20 24 28 32






























































Figure 13: Performance of the proposed complexity-aware quantization.
5. Simulation and Experimental Results
5.1. Eﬀectiveness of SCSAC. We first compare the proposed
SCSAC elimination with RAG-n [11], which stands for a
representative computation complexity minimization tech-
nique of FIR filters. The ideal coeﬃcients are synthesized
using the Parks-McClellan’s algorithm [41] and represented
in the IEEE 754 double-precision floating-point format. The
passband and the stopband frequencies are at 0.4π and
0.6π, respectively. The coeﬃcients are then quantized to the
nearest 12-bit fractional numbers, because the complexity of
the RAG-n algorithm is impractical for longer wordlengths
[11]. The proposed SCSAC elimination depends on the
coeﬃcient representation, and therefore the 12-bit quantized
coeﬃcients are first CSD-recoded. RAG-n always has fewer
additions than the ±2-bit SCSAC elimination as shown in
Table 1. In order to have the information on implementation
complexity, full-precision and nonpipelined SDFG are then
constructed (see Section 4) from the coeﬃcients after CSE.
The filters are synthesized using Synopsys Design Compiler
with the 0.35 μm CMOS cell library under a fairly loose 50-
ns cycle-time constraint and optimized for area only. The
area estimated in the equivalent gate count is shown beside
the required number of additions in Table 1. The combina-
tional and noncombinational parts are listed in parentheses,
respectively. Although RAG-n requires fewer additions, the
proposed SCSAC has smaller area complexity because RAG-
n applies only on the transposed-form FIR filters with
the MCM (multiple constant multiplications) structure,
which requires higher-precision intermediate variables and
increases the silicon area of both adders and registers. Note
we do not use bit-serialization when comparing our results
with RAG-n.
5.2. Comparison of Quantization Error and Hardware Com-
plexity. In order to demonstrate the “complexity awareness”
of the proposed framework, we first synthesize the coeﬃ-
cients of a 20-tap linear-phase FIR filter using the Parks-
McClellan’s algorithm [41]. The filter’s pass and the stop
frequencies are 0.4π and 0.6π, respectively. These real-valued
coeﬃcients are then quantized with various approximation
strategies. An optimal scaling factor is explored from 0.7 to
1.4 for a complete octave about ±3 dB gain tolerance during
the quantization. The search range is complete because
the quantization results repeat for a power-of-two factor.
Figure 13 displays the quantization results. The two dash
lines show the square errors versus the predefined addition
budgets without CSE for the 2’s complement (left) and
SPT (right; the Li’s method [28]) quantized coeﬃcients. In
other words, these two dash lines represent the coeﬃcients
quantized with pure successive approximation, in which
no complexity-aware allocation or CSE was applied. The
allocated nonzero terms are thus the given budget plus one.
For comparable responses, the nearest approximation with
SPT reduces 37.88% ∼ 43.14% budgets of the results of
approximation with 2’s complement coeﬃcients. This saving
is even greater than the 29.1% ∼ 33.3% by performing
CSE on the 2’s complement coeﬃcients, which is shown as
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x9 + x5  1
−(x9 + x5  1) + x12
x8 + x2  2
(x9 + x5  1− x12) + x13
Figure 14: Quantization result of a 28-tap low-pass FIR filter.
Table 2: Quantization error comparison.
SCSAC (±0) SCSAC (±2)
taps # CSD+CSE∗ Proposed∗ # CSD + CSE∗ Proposed∗
12 23 8.817235 2.727223 21 5.084159 2.727223
16 31 6.773190 3.696292 28 5.209612 3.835811
20 39 5.645929 4.975382 33 17.641685 15.349970
24 44 11.626458 20.547154 40 9.803638 17.781817
28 53 18.317564 8.483186 48 7.218225 20.590703
32 57 20.067199 15.768930 52 23.353057 17.632664
∗square error in the unit of 10−10.
Table 3: Comparison of diﬀerent quantization approaches.
Algorithm # tap w NPRM (dB) # SPT # ADD
Li et al. [28] 28 12 −50.35 60 —
Chen and Willson [27] 28 11 −50.12 60 40
Xu [29] 28 12 −50.05 62 32
Proposed
28 12 −50.21 66 38
28 10 −49.78 56 32
the solid line between [42]. CSE also saves the additions of
SPT coeﬃcients, but with much less significant reduction. As
shown in the figure, the two curves almost go in parallel as
the budget decreases, which indicates that no more shared
subexpressions are extracted and eliminated [43]. Finally,
the rightmost three curves are results from our complexity-
aware quantization with the proposed SCSAC elimination.
Diﬀerent amount of shift limits are applied to show that
SCSAC with ±2 shifts is enough. For comparable responses,
the proposed SCSAC saves 10.34% ∼ 19.51% budgets of the
SPT coeﬃcients, while reducing 49.06% ∼ 50.94% budgets
of the 2’s complement case. Figure 13 clearly demonstrates
that the proposed quantization framework can precisely
trade the complexity for quantization errors with the fine
stepping of a single addition.
Table 2 summarizes the square errors of diﬀerent
taps of FIR filters for demonstrating the performance of
the proposed approach. The coeﬃcients are generated using
the Parks-McClellan’s algorithm with the same pass and
the stop frequencies. We first convert quantized results
(using straightforward quantization with 16 fractional bits)
into CSD representations and apply CSE to reduce the
additions. An optimal scaling factor is applied on the
CSD coeﬃcients for fair comparison. The second and the
fifth columns list the minimum number of additions of
all scaled coeﬃcient sets with the ±0 and ±2 SCSAC
elimination, respectively. These numbers are used as addition
budgets for our complexity-aware quantization algorithms.
The fourth and sixth columns show the quantization errors
of the proposed algorithm. As shown in the table, our
approach outperforms in most cases because of the direct
control over the additions and the zero-overhead SPT
allocation. Beside, the results show that approximation using
SPT coeﬃcients has comparable coding performance with
CSD.
Table 3 compares the quantization results of the pro-
posed framework and other methods. We first generate
the ideal coeﬃcients for a 28-tap low-pass FIR filter using
Parks-McClellan’s algorithm. The stopband and passband
frequencies are set at 0.3π and 0.5π, respectively. Besides, the
stopband and passband ripples have equal weightings. We
then quantize the ideal coeﬃcient with 12-bit wordlength to
achieve −50 dB normalized peak ripple magnitude (NPRM
[19]). The fifth column of Table 3 shows the number
of SPT terms in the quantized coeﬃcients and the sixth
column shows the required additions after CSE being
applied. Note that the third column shows the wordlength
(w) of the quantized coeﬃcients. The proposed method
requires 38 additions to achieve −50.21 dB NPRM. This is
because the proposed method tries to minimize the square
error (between the quantized and ideal coeﬃcients) but
not NPRM. In fact, modifying the proposed complexity-
aware allocation such that NPRM is minimized is possible
and should be able to improve the results. However, it is
interesting to note that our method still can achieve −49.78
NPRM (which is still comparable to other algorithms’
results) when only using 32 additions. Figure 14 shows this
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Figure 15: Area reduction of bit-serialization.
quantization result (the left shows the quantized coeﬃcients
and the right shows the coeﬃcient matrix after CSE being
applied). Because of the symmetry of the coeﬃcients, only
the first half coeﬃcients are given. This complexity is smaller
than other works except [29]. Nevertheless, the method in
[29] only considers common subexpression pattern 101 and
101. So, our method should be able to find better results for
high-order filters, in which the higher-weighting common
subexpression patterns are more likely to present. Besides,
the proposed method can accurately control the number
of addition in filters, so eﬃcient and fine-grain tradeoﬀ
between filters’ qualities and complexities is possible, just as
demonstrated in Figure 13.
5.3. Evaluation of Bit-Serialization. For less timing-critical
applications, the proposed bit-serialization by retiming can
eﬀectively reduce the silicon area. We design a 42-tap
and a 62-tap low-pass FIR filter and synthesize their bit-
serial architectures, including P/S, the adder tree, and S/P
with saturation logic using Synopsys Design Compiler with
0.35 μm CMOS cell library. Figure 15 shows the areas of
the bit-serial and bit-parallel implementations for the 42-
tap and 62-tap filters. The bit-serialization mainly reduces
the adder tree’s area so the delay-line registers’ area changes
not much. Our results show that bit-serialization saves 58%
and 53% areas of the adder trees, which turns into 35%
and 33% saving on the overall areas, for the 42-tap and
62-tap filter examples, respectively. Note that the bit-serial
implementations are retimed with adder depth five and the
synthesis timing constraint is 8ns. However, the filters may
need to be retimed with shorter adder depths to meet stricter
timing constraints. For example, we have to retime the bit-
serial filters with adder dept one for a 3 ns timing constraint.
6. Conclusions
This paper presents the complexity-aware quantization
framework of FIR filters. We adopt three techniques for
minimizing the FIR filters’ complexity, that is, signed-digit
coeﬃcient encoding, optimal scaling factor exploration, and
common subexpression elimination (CSE). The proposed
framework seamlessly integrates these three techniques with
the successive coeﬃcient approximation approach such that
designers can explicitly control the number of additions of
FIR filters. The simulation result shows that our approach
provides a smooth tradeoﬀ between the quantization errors
and filter complexities. Besides, we also propose an improved
common subexpression sharing for sparse coeﬃcient matri-
ces to save more additions. The proposed quantization
framework saves 49.06% ∼ 50.94% additions of the quan-
tization results simply using 2’s complement coeﬃcient for
comparable filter responses. Moreover, under the same con-
straints of required additions, our method has comparable
performance to the optimally scaled results using canonic
signed digits (CSD) encoding, which has the theoretically
minimum nonzero terms. By the way, it outperforms CSD
in most cases because of the direct control over the number
of additions and the insertion of zero-overhead terms.
For area-eﬃcient implementations, the proposed frame-
work incorporates a systematic algorithm to minimize the
wordlengths of the intermediate variables by pushing as
many shifts as possible toward the root of the adder tree
while still preventing overflow. The shorter wordlengths
either result in smaller adders and registers or reduce the
roundoﬀ error in fixed-wordlength implementations. We
also describe the synthesis of bit-serial FIR filters by retiming
to further reduce the silicon area for less timing-critical
applications. The simulation result shows the area eﬃciency
of various adder depths under diﬀerent timing constraints
and indicates that 32.99% ∼ 34.97% silicon areas can
be saved by bit-serialization. Note that although we only
discuss the hardwired implementations in this paper, the
proposed complexity-aware quantization algorithm can be
easily adapted to other implementation styles, such as the
multiplier-less FIR filters on programmable processors.
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